MSc thesis project proposal
[2022] a Reference-less Clock and Data Recovery (CDR) Block for Wireline Applications
Contact
dr. Masoud Babaie
Electronic Circuits and Architectures Group
Department of Microelectronics
Last modified: 2022-03-11
Electronic Circuits and Architectures Group
Department of Microelectronics
Last modified: 2022-03-11